02-622

February 11, 2004

Commissioner for Patents P.O.Box 1450 Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572 28 Davis Avenue Poughkeepsie, N.Y. 12603

Subject:

| Serial No. 10/718,877 11/21/03 |

Shih-Wei Wang et al.

ENDURANCE IMPROVEMENT BY SIDEWALL NITRIDATION OF POLY FLOATING GATE FOR NONVOLATILE MEMORY DEVICES USING SUBSTRATE OR DRAIN-SIDE ERASE SCHEME

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on February , 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date Stople Backen 2/12/04

- U.S. Patent 6,417,046 to Ho et al., "Modified Nitride Spacer for Solving Charge Retention Issue in Floating Gate Memory Cell," discloses a modified nitride spacer with significantly improved charge retention in floating gate memory cells.
- U.S. Patent 6,184,088 to Kurooka et al., "Method for Manufacturing a Split Gate Type Transistor," teaches a method to fabricate a split-gate type transistor with a nitrated floating gate.
- U.S. Patent 6,268,624 to Sobek et al., "Method for Inhibiting Tunnel Oxide Growth at the Edges of a Floating Gate during Semiconductor Device Process," discloses a method for inhibiting tunnel oxide thickening by forming protective barrier films.
- U.S. Patent 5,966,606 to Ono, "Method for Manufacturing a MOSFET having a Side-wall Film Formed through Nitridation of the Gate Electrode," discloses a method for forming a sidewall film of a gate electrode by forming a thin silicon nitride film through nitridation of the gate electrode and a relatively thick silicon nitride film.

U.S. Patent 5,827,769 to Aminzadeh et al., "Method for Fabricating a Transistor with Increased Hot Carrier Resistance by Nitridizing and Annealing the Sidewall Oxide of the Gate Electrode," discloses a method for fabricating a transistor by nitridizing the sidewall oxide of the gate electrode.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

							,						Jiren	Lof	<u>l</u> .
Form PTO-1						15MC-02-62			1718	877					
dh fof	iM,	Žy	0	N	DI	SC	L(OSURE C	Innikant -	referent					
FFB 17	M	13	J.	IN	Al	۲۲	LI	CATION		Fring Dans / / Group et al-					
· \ _	,,,,	" 8	1	ral s	hou	ils i	/no	cossay)		11/21/03					
EXAMINEN DOCUMENT HOMBER									U. S. PATENT DOCUMENTS						
MIM	00						×	DATE	HAME		CLASS		W8CU14	ALANDUATE * APPROPRIATE	
	6	4	1	7	0	4	6	7/9/02	Ho et	al.	438	3	257	5/5	00
	6	1	8	4	0	8	8	2/6/01	Kuroo	ka et d.	438	}	264	2/25	199
	6	2	6	8	6	2	4	7/31/01	Sobek	et al.	25	7	321	7/31	199
	5	9	6	6	G	o	6	10/12/99	Ono		4-38	5	303	5/1	4/97
		1			1			10/27/98	1 .	adeh et d.	438		305	11/2	0/96
							-								
				_											
															
				-						19.1					
	-		T		-	-									
		-	-	-	-	-						-			<u>-</u> -
FOREIGN PATENT DOCUMENTS															
	∞	DOCUMENT NUMBER						OUTE	COUNTRY		cuss	;	ะขนวงบะ	Transla	
							+					_ -		YES	100
		-	_			ij	\dashv								
	-	-	-		-	\dashv	\dashv				 	\dashv			
		-	_		_	-	-		***************************************			-			
			_		-		-					_			
		L							OTHER PACE	INCHTS (1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	No. 27"		00000000	Page : Tr	
·	OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)														
											<u> </u>				
}		_												<u>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>	
		-													
								······································							
. (_										
EXAMPLER										DATE CONMOERED					
													,		
EXAMINER	: In	itia	liſ	ciu	atio	on c	on	nsidered, wh	ether or not citati	ion is in conformance witl	MPEP	\$ 60	99; Draw li	սջ դրտոն	t d

citation if not in conformance and not considered. Include conv of this form with next communication to the applicant